

Nitrogen Doping of Gallium Oxide by Ion Implantation and Its Application to Vertical Transistors

M. Higashiwaki,¹ M. H. Wong,^{1*} K. Goto,² H. Murakami,² and Y. Kumagai²

¹ National Institute of Information and Communications Technology, Koganei, Tokyo 184-8795, Japan

² Department of Applied Chemistry, Tokyo University of Agriculture and Technology, Koganei, Tokyo 184-8588, Japan

* Currently with Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, MA 01854, USA

β -gallium oxide (β -Ga₂O₃) has a very large bandgap (~4.5 eV) and a breakdown electric field exceeding 6 MV/cm, making it an attractive candidate for next-generation power electronics. However, Ga₂O₃ has a fundamental physical drawback, namely a lack of hole-conductive *p*-type material, because of unavailability of shallow acceptors, a valence band structure mostly formed by O 2*p* orbitals, and a self-trapping effect of free holes. Recently, we succeeded in developing a nitrogen (N)-ion-implantation doping process for Ga₂O₃ to form an energy barrier in a device structure [1] and then fabricating vertical Ga₂O₃ transistors by using a device process based on the N-ion implantation doping [2, 3].

N atoms are theoretically expected to be a deep acceptor in Ga₂O₃. We performed N-ion implantation doping into an *n*-Ga₂O₃ layer to fabricate a current blocking layer by forming a Si-doped–N-doped–Si-doped Ga₂O₃ *n-p-n* junction. Note that Si is a shallow donor with an activation energy of about 50 meV in Ga₂O₃. Then, depletion-mode (D-mode) and enhancement-mode (E-mode) vertical Ga₂O₃ transistors with a current aperture were fabricated by using a manufacturable all-ion-implanted process, which is similar to commercial Si and SiC power device technologies, with Si and N doping. Both the D-mode and E-mode devices demonstrated successful transistor action and decent device characteristics. A schematic cross section and DC current–voltage (*I*–*V*) output characteristics of a typical D-mode transistor are shown in Figs. 1 and 2, respectively.

This work was partially supported by Council for Science, Technology and Innovation (CSTI), Cross-ministerial Strategic Innovation Promotion Program (SIP), “Next-generation power electronics” (funding agency: NEDO).




Figure 1. Cross-sectional schematic of D-mode vertical Ga₂O₃ transistor structure: $L_{cp}=20\ \mu\text{m}$ and $L_{go}=2.5\ \mu\text{m}$.




Figure 2. DC *I*–*V* characteristics of D-mode vertical Ga₂O₃ transistor.

[1] M. H. Wong, M. Higashiwaki *et al.*, Appl. Phys. Lett. **113**, 102103 (2018).

[2] M. H. Wong, M. Higashiwaki *et al.*, IEEE Electron Device Lett. **40**, 431 (2019).

[3] M. H. Wong, M. Higashiwaki *et al.*, in Abstract of 77th Device Research Conference, 2019.

⁺ Author for correspondence: mhigashi@nict.go.jp