

Fig. 1. Schematic cross-section of the vertical Schottky diode structures



Fig. 2. FESEM images of MOCVD grown β -Ga₂O₃ films on Sn-doped β -Ga₂O₃ substrates for all the Schottky diodes associated with this study. The figure below also shows that S3 has the smoothest surface than the other two samples.



Fig. 3. (a) Room temperature current density (*J*) vs. voltage (*V*) characteristics for S1, S2, and S3 Schottky barrier diodes. (b) Semi-logarithmic *J*-*V* characteristics for S1, S2, and S3 Schottky barrier diodes. (c) Room temperature reverse bias capacitance (C)-voltage (V) data for S1, S2, and S3 Schottky barrier diodes.

Table II. Extracted electrical properties at room temperature for S1, S2, and S3.

Sample No	Ideality Factor	Barrier Height (eV)	$R_{on,sp}$ (m Ω .cm ²)	ON-OFF Ratio	Average Doping (cm ⁻³)
S 1	2.17	1.42	17.36	>109	$2.02 imes 10^{16}$
S2	1.73	1.18	1.87	>107	1.73×10^{16}
S 3	1.31	1.0	0.707	>10 ⁸	$6.08 imes 10^{16}$