

Design of Crystalline InGaO Channels with High-Temperature Stability via Thermal ALD Process Parameter Variations

Hye-Jin Oh^a, Dong-Gyu Kim^a, Tae Woong Cho^a, Hae Lin Yang^a, Jihyun Kho^b, Yurim Kim^b, Bong Jin Kuh^c and Jin-Seong Park^{a,*}

^a Division of Materials Science and Engineering, Hanyang University, 222 Wangsimni-ro, Seongdong-gu, Seoul 04763, Republic of Korea

^b Advanced Process Development Team 2, Samsung Electronics, Semiconductor R&D Center, 1, Samsungjeonja-ro, Hwaseong-si, Gyeonggi-do, 18448, Republic of Korea

^c Foundry Diffusion Technology Team, Samsung Electronics, Semiconductor R&D Center, 1, Samsungjeonja-ro, Hwaseong-si, Gyeonggi-do, 18448, Republic of Korea

(*corresponding author: jsparklime@hanyang.ac.kr)

Oxide semiconductors have garnered interest as potential materials to address the issues caused by the scaling down of dynamic random-access memory devices.¹ However, high-temperature stability is a critical requirement for applying oxide semiconductors to memory devices.² To overcome the challenges of high-temperature instability in oxide semiconductors, it is essential to maintain a similar crystal structure regardless of the annealing temperature. Here, we proposed an optimized crystalline InGaO (IGO) film for high temperature stability by engineering atomic layer deposition process parameters, ozone concentration, and deposition temperature. Our results reveal that high-temperature stability can be secured by using elevated ozone concentrations and deposition temperatures in IGO deposition. Notably, IGO deposited at 300°C shows little change in the main (222) intensity when annealed at 700°C compared to 400°C, and a highly c-axis aligned (222) plane is observed. The field-effect transistor with an IGO active layer deposited at 300°C showed minimal changes in electrical parameters after annealing at 700°C (μ_{FE} : 58.4 to 68.7 cm²/Vs) and demonstrated excellent PBTS stability (ΔV_{th} : 0.15 V) at 3 MV/cm, 95°C. These outcomes suggest the possibility of utilizing oxide semiconductors in memory devices that require managing high-temperature thermal budgets.

References

1. Roy, Kauschick, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand. "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits." *Proceedings of the IEEE* 91.2 (2003): 305-327.
2. Schmitz, Jurriaan. "Low temperature thin films for next-generation microelectronics." *Surface and coatings technology* 343 (2018): 83-88.




Fig. 1. Schematics of (a) supercycle sequence for IGO deposition and (b) the expected adsorption and oxidation processes using DIP-4 and TMGa precursors during ALD.




Fig. 2. (a) Schematics of grain growth during high temperature annealing via atomic rearrangement and nanoparticle diffusion and Ostwald ripening processes. (b) TEM images with 300 °C-grown IGO films deposited in deep trench structures after annealing at 400 and 700 °C.




Fig. 3. (a) Representative transfer curves and (b) PBTS results of IGO FETs annealed at 400 and 700 °C, fabricated with growth temperatures of 150 and 300 °C.